20070125 PACER 66 1st Amd Complaint-Ex F Pt 1.pdf

#### US006725356B2

# (12) United States Patent

Hansen et al.

#### (10) Patent No.:

US 6,725,356 B2

(45) Date of Patent:

\*Apr. 20, 2004

# (54) SYSTEM WITH WIDE OPERAND ARCHITECTURE, AND METHOD

(75) Inventors: Craig Hansen, Los Altos, CA (US); John Moussouris, Palo Alto, CA (US)

(73) Assignee: MicroUnity Systems Engineering,

Inc., Sunnyvale, CA (US)

(\*) Notice: Subject to any

Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 09/922,319

(22) Filed: Aug. 2, 2001

(65) Prior Publication Data

US 2002/0133682 A1 Sep. 19, 2002

#### Related U.S. Application Data

(60) Continuation of application No. 09/382,402, filed on Aug. 24, 1999, now Pat. No. 6,295,599, which is a continuation-in-part of application No. 09/169,963, filed on Oct. 13, 1998, now Pat. No. 6,006,318, which is a continuation of application No. 08/754,827, filed on Nov. 22, 1996, now Pat. No. 5,822,603, which is a division of application No. 08/516, 036, filed on Aug. 16, 1995, now Pat. No. 5,742,840.

(60) Provisional application No. 60/097,635, filed on Aug. 24, 1998.

(51) Int. Cl.<sup>7</sup> ...... G06F 15/00

#### (56) References Cited

#### U.S. PATENT DOCUMENTS

4,025,772 A 5/1977 Constant 4,489,393 A 12/1984 Kawahara et al. 4,701,875 A 10/1987 Konishi et al.

(List continued on next page.)

#### FOREIGN PATENT DOCUMENTS

5/1994

6/1991

DE 0 654 733 A1 JP 0 474 246 A2

#### OTHER PUBLICATIONS

Parallel Computers for Graphics Applications, Adam Levinthal, Pat Hanrahan, Mike Paquette, Jim Lawson, Pixar San Rafael, California, 1987.

Organization of the Motorola 88110 Superscalar RISC Microprocessor, Keith Diefendorff and Michael Allen. Microprocessor Report, vol. 7 No. 13, Oct. 4, 1993, IBM Regains Performance Lead with Power2, Six Way Superscalar CPU in MCM Achieves 126 SPECint92.

(List continued on next page.)


Primary Examiner—Matthew C. Bella
Assistant Examiner—Mackly Monestime
(74) Attorney, Agent, or Firm—McDermott, Will & Emery

#### (57) ABSTRACT

The present invention provides a system and method for improving the performance of general purpose processors by expanding at least one source operand to a width greater than the width of either the general purpose register or the data path width. In addition, the present invention provides several classes of instructions which cannot be performed efficiently if the operands are limited to the width and accessible number of general purpose registers. The present invention provides operands which are substantially larger than the data path width of the processor by using a general purpose register to specify a memory address from which at least more than one, but typically several data path widths of data can be read. The present invention also provides for the efficient usage of a multiplier array that is fully used for high precision arithmetic, but is only partly used for other, lower precision operations.

#### 48 Claims, 148 Drawing Sheets

Microfiche Appendix Included (5 Microfiche, 63 Pages)




# US 6,725,356 B2 Page 2

U.S. PATENT DOCUMENTS	5,758,176 A 5/1998 Agarwal et al.
O.O. ITHERAT DOCUMENTS	5,768,546 A * 6/1998 Kwon 710/127
4,727,505 A 2/1988 Konishi et al.	5,802,336 A 9/1998 Peleg et al.
4,876,660 A 10/1989 Owens et al.	5,809,292 A 9/1998 Wilkinson et al.
4,893,267 A 1/1990 Alsup et al.	5,818,739 A 10/1998 Peleg et al.
4,956,801 A 9/1990 Priem et al.	5,825,677 A 10/1998 Agarwal et al.
4,969,118 A 11/1990 Montoye et al.	5,835,782 A 11/1998 Lin et al.
4,975,868 A 12/1990 Freerksen	5,886,732 A 3/1999 Humpleman
5,032,865 A 7/1991 Schlunt	5,922,066 A 7/1999 Cho et al.
5,157,388 A 10/1992 Kohn	5,983,257 A 11/1999 Dulong et al.
5,201,056 A 4/1993 Daniel et al.	6,016,538 A 1/2000 Guttag et al.
5,268,855 A 12/1993 Mason et al.	6,092,094 A 7/2000 Ireton
5,268,995 A 12/1993 Diefendorff et al.	6,295,599 B1 * 9/2001 Hansen et al
5,280,598 A * 1/1994 Osaki et al 710/127	6,401,194 B1 6/2002 Nguyen et al.
5,408,581 A 4/1995 Suzuki et al.	
5,423,051 A 6/1995 Fuller et al.	OTHER PUBLICATIONS
5,426,600 A 6/1995 Nakagawa et al.	IDM Courter Described Described for AC/400 True New
5.487.024 A * 1/1996 Girardeau, Jr 708/606	IBM Creates PowerPC Processors for AS/400, Two New
2,101,021 11 2,2710 2201-100,711 11111111111111111111111111111111	CONTINUE TO A CALDINA DO 11 D. 1
5,500,811 A 3/1996 Corry	CPU's Implement 64-Bit Power PC with Extensions by
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al.	Linley Gwennap, Jul. 31, 1995.
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al.	
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al. 5,592,405 A 1/1997 Gove et al.	Linley Gwennap, Jul. 31, 1995.
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al. 5,592,405 A 1/1997 Gove et al. 5,600,814 A 2/1997 Gahan et al	Linley Gwennap, Jul. 31, 1995. The Visual Instruction Set (VSI) in UltraSPAR™, L. Kohn,
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al. 5,592,405 A 1/1997 Gove et al. 5,600,814 A 2/1997 Gahan et al	Linley Gwennap, Jul. 31, 1995. The Visual Instruction Set (VSI) in UltraSPAR™, L. Kohn, G. Maturana, M. Tremblay, A. Prabhu, G. Zyner, May 3, 1995.
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al. 5,592,405 A 1/1997 Gove et al. 5,600,814 A 2/1997 Gahan et al	Linley Gwennap, Jul. 31, 1995. The Visual Instruction Set (VSI) in UltraSPAR™, L. Kohn, G. Maturana, M. Tremblay, A. Prabhu, G. Zyner, May 3, 1995. Osborne McGraw-Hill, i860™ Microprocessor Architec-
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al. 5,592,405 A 1/1997 Gove et al. 5,600,814 A 2/1997 Gahan et al	Linley Gwennap, Jul. 31, 1995. The Visual Instruction Set (VSI) in UltraSPAR™, L. Kohn, G. Maturana, M. Tremblay, A. Prabhu, G. Zyner, May 3, 1995. Osborne McGraw-Hill, i860™ Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn.
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al. 5,592,405 A 1/1997 Gove et al. 5,600,814 A 2/1997 Gahan et al	Linley Gwennap, Jul. 31, 1995.  The Visual Instruction Set (VSI) in UltraSPAR™, L. Kohn, G. Maturana, M. Tremblay, A. Prabhu, G. Zyner, May 3, 1995.  Osborne McGraw-Hill, i860™ Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn.  A General-Purpose Array Processor for Seismic Processing,
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al. 5,592,405 A 1/1997 Gove et al. 5,600,814 A * 2/1997 Gahan et al	Linley Gwennap, Jul. 31, 1995.  The Visual Instruction Set (VSI) in UltraSPAR™, L. Kohn, G. Maturana, M. Tremblay, A. Prabhu, G. Zyner, May 3, 1995.  Osborne McGraw-Hill, i860™ Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn.  A General-Purpose Array Processor for Seismic Processing, NovDec., 1984, vol. 1, No. 3) Revisiting past digital signal
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al. 5,592,405 A 1/1997 Gove et al. 5,600,814 A * 2/1997 Gahan et al	Linley Gwennap, Jul. 31, 1995.  The Visual Instruction Set (VSI) in UltraSPAR™, L. Kohn, G. Maturana, M. Tremblay, A. Prabhu, G. Zyner, May 3, 1995.  Osborne McGraw-Hill, i860™ Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn.  A General-Purpose Array Processor for Seismic Processing, NovDec., 1984, vol. 1, No. 3) Revisiting past digital signal processor technology, Don Shaver- JanMar. 1998.
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al. 5,592,405 A 1/1997 Gove et al. 5,600,814 A 2/1997 Gahan et al	Linley Gwennap, Jul. 31, 1995.  The Visual Instruction Set (VSI) in UltraSPAR™, L. Kohn, G. Maturana, M. Tremblay, A. Prabhu, G. Zyner, May 3, 1995.  Osborne McGraw-Hill, i860™ Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn.  A General-Purpose Array Processor for Seismic Processing, NovDec., 1984, vol. 1, No. 3) Revisiting past digital signal processor technology, Don Shaver- JanMar. 1998.  Accelerating Multimedia with Enhanced Microprocessors,
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al. 5,592,405 A 1/1997 Gove et al. 5,600,814 A 2/1997 Gahan et al	Linley Gwennap, Jul. 31, 1995.  The Visual Instruction Set (VSI) in UltraSPAR™, L. Kohn, G. Maturana, M. Tremblay, A. Prabhu, G. Zyner, May 3, 1995.  Osborne McGraw-Hill, i860™ Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn.  A General-Purpose Array Processor for Seismic Processing, NovDec., 1984, vol. 1, No. 3) Revisiting past digital signal processor technology, Don Shaver- JanMar. 1998.
5,500,811 A 3/1996 Corry 5,557,724 A 9/1996 Sampat et al. 5,588,152 A 12/1996 Dapp et al. 5,592,405 A 1/1997 Gove et al. 5,600,814 A 2/1997 Gahan et al	Linley Gwennap, Jul. 31, 1995.  The Visual Instruction Set (VSI) in UltraSPAR™, L. Kohn, G. Maturana, M. Tremblay, A. Prabhu, G. Zyner, May 3, 1995.  Osborne McGraw-Hill, i860™ Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn.  A General-Purpose Array Processor for Seismic Processing, NovDec., 1984, vol. 1, No. 3) Revisiting past digital signal processor technology, Don Shaver- JanMar. 1998.  Accelerating Multimedia with Enhanced Microprocessors,

**U.S. Patent** Apr. 20, 2004

**Sheet 1 of 148** 





Apr. 20, 2004

**Sheet 2 of 148** 

FIG. 2

U.S. Patent Apr. 20, 2004 Sheet 3 of 148 US 6,725,356 B2





Apr. 20, 2004

**Sheet 5 of 148** 




FIG. 6

Apr. 20, 2004

**Sheet 6 of 148** 





FIG. 7

Apr. 20, 2004

**Sheet 7 of 148** 



Case 2:05-cv-00505-TJW Page 10 of 87 Document 68 Filed 02/25/2008

U.S. Patent Apr. 20, 2004

**Sheet 8 of 148** 





FIG. 9


Apr. 20, 2004

**Sheet 9 of 148** 



Apr. 20, 2004

**Sheet 10 of 148** 



Apr. 20, 2004

Sheet 11 of 148

US 6,725,356 B2

210

## **Operation codes**

W.SWITCH.B	Wide switch big-endian
W.SWITCH.L	Wide switch little-endian

#### Selection

class	ор	order		
Wide switch	W.SWITCH	B L		

#### **Format**

W.op.order ra=rc,rd,rb

ra=woporder(rc,rd,rb)




FIG. 12A

Apr. 20, 2004

Sheet 12 of 148




FIG. 12B

Apr. 20, 2004

Sheet 13 of 148

```
1250
Definition
defWideSwitch(op,rd,rc,rb,ra)
    d→ RegRead(rd, 128)
    c RegRead(rc, 64)
    if c_{1,0} \neq 0 then
             raise AccessDisallowedByVirtual Address
    elseif c_{6..0} \neq 0 then
              VirtAddr ← c and (c-1)
             W \rightarrow wsize \rightarrow (c and (0-c))|| 0<sup>1</sup>
    else
              VirAddr ← c
              w → wsize → 128
    endif
    msize <del>←</del> 8*wsize
    lwsize ← log(wsize)
    case op of
              W.SWITCH.B:
                  order <del>→</del> B
              W.SWITCH.L:
                   order <del>→</del> L
    endcase
    m — LoadMemory(c, VirtAddr,msize,order)
     db ← d | b
    k - m_{7^0w+1} || m_{6^0w+1} || m_{5^0w+1} || m_{4^0w+1} || m_{3^0w+1} || m_{2^0w+1} || m_{w+1} || m_{1}
              1 - 17..1wsize | j1wsize-1..0
              a_i - db_1
      endfor
      RegWrite(ra, 128, a)
enddef
```

FIG. 12C

Apr. 20, 2004

**Sheet 14 of 148** 

US 6,725,356 B2

-1280

# **Exceptions**

Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
Local TB miss
Global TB miss

FIG. 12D

Apr. 20, 2004

**Sheet 15 of 148** 

US 6,725,356 B2

1210

## Operation codes

W.TRANSLATE.8.B	Wide translate bytes big-endian
W.TRANSLATE.16.B	Wide translate doublets bit-endian
W.TRANSLATE.32.B	Wide translate quadlets bit-endian
W.TRANSLATE.64.B	Wide translate octlets big-endian
W.TRANSLATE.8.L	Wide translate bytes little-endian
W.TRANSLATE.16.L	Wide translate doublets little-endian
W.TRANSLATE.32.L	Wide translate quadlets little-endian
W.TRANSLATE.64.L	Wide translate octlets little-endian

## Selection

class	size	order
Wide translate	8 16 32 64	B L

#### **Format**

W.TRANSLATE.size.order rd=rc,rb

rd=wtranslatesizeorder(rc,rb)

31	24	34	1817	1	211	65	2	1 (	0
W.TR	ANSLATE.order	rd		rc	ιp		0	SZ	
	6	6		6	6		4	2	•

 $sz \leftarrow log(size) = 3$ 

FIG. 13A

Apr. 20, 2004

Sheet 16 of 148

US 6,725,356 B2




FIG. 13B

Wide translate: 16 entries by 64 bits

Apr. 20, 2004

Sheet 17 of 148

```
Definition
 def Wide Translate(op,gsize,rd,rc,rb)
     c→ RegRead(rc, 64)
      Igsize → log(gsize)
     if c_{lasize-4...0} \neq 0 then
          raise AccessDisallowedByVirtual Address
     endif
     if c_{4..lasize-3} \neq 0 then
           wsize \leftarrow (c and (0-c)) || 0^3
           t -- c and (c-1)
      eise
           wsize <del><--</del>128
           t→-c
      endif
      lwsize ← log(wsize)
 if thwsize+4...lwsize-2 = 0 then
           msize \leftarrow (t and (0-t)) | 0<sup>4</sup>
           VirtAddr		t and (t-1)
      else
           msize -- 256*wsize
           VirtAddr<del>-</del>t
      endif
      case op of
           W.TRANSLATE.B:
                 order ← B
           W.TRANSLATE.L:
                 order<del>-</del>L
      endcase
      m ← LoadMemory(c, VirtAddr, msize, order)
      vsize ← msize/wsize
      lvsize ← log(vsize)
      for i ← 0 to 128-gsize by gsize
           agsize-1+i..i ← mj+gsize-1..i
      endfor
      RegWrite(rd, 128, a)
 enddef
```

FIG. 13C

Case 2:05-cv-00505-TJW

Apr. 20, 2004

Sheet 18 of 148

US 6,725,356 B2

-1380

# **Exceptions**

Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
Local TB miss
Global TB miss

FIG. 13D

Apr. 20, 2004

**Sheet 19 of 148** 

US 6,725,356 B2

## **Operation codes**

1410

	·
W.MUL.MAT.8.B	Wide multiply matrix signed byte big-endian
W.MUL.MAT.8.L	Wide multiply matrix signed byte little-endian
W.MUL.MAT.16.B	Wide multiply matrix signed doublet big-endian
W.MUL.MAT.16.L	Wide multiply matrix signed doublet little-endian
W.MUL.MAT.32.B	Wide multiply matrix signed quadlet big-endian
W.MUL.MAT.32.L	Wide multiply matrix signed quadlet little-endian
W.MUL.MAT.C.8.B	Wide multiply matrix signed complex byte big-endian
W.MUL.MAT.C.8.L	Wide multiply matrix signed complex byte little-endian
W.MUL.MAT.C.16.B	Wide multiply matrix signed complex doublet big-endian
W.MUL.MAT.C.16.L	Wide multiply matrix signed complex doublet little-endian
W.MUL.MAT.M.8.B	Wide multiply matrix mixed-signed byte big-endian
W.MUL.MAT.M.8.L	Wide multiply matrix mixed-signed byte little-endian
W.MUL.MAT.M.16.B	Wide multiply matrix mixed-signed doublet big-endian
W.MUL.MAT.M.16.L	Wide multiply matrix mixed-signed doublet little-endian
W.MUL.MAT.M.32,B	Wide multiply matrix mixed-signed quadlet big-endian
W.MUL.MAT.M.32.L	Wide multiply matrix mixed-signed quadlet little-endian
W.MUL.MAT.P.8.B	Wide multiply matrix polynomial byte big-endian
W.MUL.MAT.P.8.L	Wide multiply matrix polynomial byte little-endian
W.MUL.MAT.P.16.B	Wide multtply matrix polynomial doublet big-endian
W.MUL.MAT.P.16.L	Wide multiply matrix polynomial doublet little-endian
W.MUL.MAT.P.32.8	Wide multiply matrix polynomial quadlet big-endian
W.MUL.MAT.P.32.L	Wide multiply matrix polynomial quadlet little-endian
W.MUL.MAT.U.8.B	Wide multiply matrix unsigned byte big-endian
W.MUL.MAT.U.8.L	Wide multiply matrix unsigned byte little-endian
W.MUL.MAT.U.16.B	Wide multiply matrix unsigned doublet big-endian
W.MUL.MAT.U.16.L	Wide multiply matrix unsigned doublet little-endian
W.MUL.MAT.U.32.8	Wide multiply matrix unsigned quadlet big-endian
W.MUL.MAT.U.32.L	Wide multiply matrix unsigned quadlet little-endian


#### **Selection**

class	ор	type	size	order
multiply	W.MUL.MAT	NONE MUP	8 16 32	В
				L
		C	8 16	В
				1.

#### **Format**

W.op.size.order rd=rc,rb

rd=wopsizeorder(rc,rb)



Apr. 20, 2004

Sheet 20 of 148






FIG. 14B

Apr. 20, 2004

Sheet 21 of 148






FIG. 14C

Apr. 20, 2004

Sheet 22 of 148

```
1480
Definition
 def mul(size,h,vs,v,i,ws,j)as
      enddef
 def c - PolyMultiply(size,a,b) as
      p[0] \leftarrow 0^{2^* \text{size}}
      p[k+1] - p[k] \wedge a_k? (0^{size-k}||b||0^k): 0^{2^*size}
      endfor
      c → p[size]
 enddef
 def WideMultiplyMatrix(major,op,gsize,rd,rc,rb)
      d → RegRead(rd, 128)
      b → RegRead(rb, 128)
      igsize ← log(gsize)
      if c_{lasize-4...0} \neq 0 then
            raise AccessDisallowedByVirtualAddress
      endif
      if c_{2..lgsize-3} \neq 0 then
           wsize → (c and (0-c)) || 0<sup>4</sup>
            t--c and (c-1)
      eise
            wsize <del>←</del> 64
            t<del>→</del>a
      endif
      lwsize → log(wsize)
      if tlwsize+6-lgsize..lwsize-3 # 0 then
            msize \leftarrow (t and (0-t)) || 0<sup>4</sup>
            VirtAddr ← t and (t-1)
      else
            msize <del></del> → 128*wsize/gsize
            VirtAddr <del>→</del> t
      endif
      case major of
            W.MINOR.B:
                 order <del>→</del>B
            W.MINOR.L:
                 order <del>←</del>L
      endcase
```

FIG. 14D-1

Apr. 20, 2004

Sheet 23 of 148

US 6,725,356 B2

-1480

```
case op of
       M.MUL.MAT.U.8, W.MUL.MAT.U.16, W.MUL.MAT.U.32,
       W.MUL.MAT.U.64:
            ms → bs → 0
       W.MUL.MAT.M.8, W.MUL.MAT.M.16, W.MUL.MAT.M.32,
       W.MUL.MAT.M.64
             ms → 0
             bs ←1
       W.MUL.MAT.8, W.MUL.MAT.16, W.MUL.MAT.32,
       W.MUL.MAT.64, W.MUL.MAT.C.8, W.MUL.MAT.C.16,
        W.MUL.MAT.C.32, W.MUL.MAT.C.64:
             ms ← bs ← 1
        W.MUL.MAT.P.8, W.MUL.MAT.P.16, W.MUL.MAT.P.32,
        W.MUL.MAT.P.64:
   endcase
m — LoadMemory(c, VirtAddr, msize, order)
h <del>←</del> 2*gsize
q[0] -- 02*gsize
   case op of
             W.MUL.MAT.P.8, W.MUL.MAT.P.16,
             W.MUL.MAT.P.32, W.MUL.MAT.P.64:
                 q[j+gsize] - q[j] ^ PolyMultiply(gsize,mk+gsize-1..k.
                 b j+gsize-1..j)
             W.MUL.MAT.C.8, W.MUL.MAT.C.16, W.MUL.MAT.C.32,
             W.MUL.MAT.C.64:
                 if (\sim i) & gsize = 0 then
                      k <del>-i-(j&gsize)+wsize*ja..lasize+1</del>
                      q[j+gsize] \leftarrow q[i] + mul(gsize,h,ms,m,k,bs,b,j)
                 else
                      q[i+gsize] \leftarrow q[i] = mul(gsize,h,ms,m,k,bs,b,j)
                 endif
```

FIG. 14D-2

enddef

Apr. 20, 2004

Sheet 24 of 148

US 6,725,356 B2

1480

```
W.MUL.MAT.8, W.MUL.MAT.16, W.MUL.MAT.32,
         W.MUL.MAT.64, W.MUL.MAT.M.8, W.MUL.MAT.M.16,
         W.MUL.MAT.M.32, W.MUL.MAT.M.64, W.MUL.MAT.U.8,
         W.MUL.MAT.U.16, W.MUL.MAT.U.32, W.MUL.MAT.U.64
             q[i+gsize] - q[i] + mul(gsize,h,ms,m,i+wsize*
              J8..lgsize,bs,b,j)
    endfor
    a_{2^*gsize-1+2^*i...2^*i} \longrightarrow q[vsize]
endfor
RegWrite(rd, 128, a)
```

FIG. 14D-3

Apr. 20, 2004

Sheet 25 of 148

US 6,725,356 B2

1490

# **Exceptions**

Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
Local TB miss
Global TB miss

FIG. 14E

Apr. 20, 2004

**Sheet 26 of 148** 

US 6,725,356 B2

1510

#### Operation codes

W.MUL.MAT.X.B	Wide multiply matrix extract big-endian
W.MUL.MAT.X.L	Wide multiply matrix extract little-indian

#### Selection

class	ор	order .
Multiply matrix extract	W.MUL.MAT.X	BL

#### **Format**

W.op.order ra=rc,rd,rb

## ra=wop(rc,rd,rb)

31	24	23	1817	121	11 (	<b>35</b>	0
	W.op.order	ιq		rc	rb	ra	$\neg$
	8	6		6	6	6	

FIG. 15A

Apr. 20, 2004

Sheet 27 of 148

US 6,725,356 B2

1520




FIG. 15B

**U.S. Patent** Apr. 20, 2004

Sheet 28 of 148







FIG. 15C

U.S. Patent Apr. 20, 2004

Sheet 29 of 148





Wide multiply matrix extract complex doublets

FIG. 15D

Apr. 20, 2004

Sheet 30 of 148

```
-1580
Definition
def mul(size,h,vs,v,i,ws,w,j) as
     mul ((vs&vsize-1+i)h-size||vsize-1+i..i) * ((ws&wsize-1+j)h-size||wsize-1+j..i)
enddef
def WideMultiplyMatrixExtract(op,ra,rb,rc,rd)
     d→RegRead(rd, 128)
     b→RegRead(rb, 128)
     case ballo of
          0..255:
                sgsize <del>→ 128</del>
           256..383:
                sgsize <del>←</del> 64
           384..447:
                 sgsize <del>←</del> 32
           448..479:
                 sgsize <del></del>

4−16
           480..495:
                 sgsize <del>→ 8</del>
           496..503:
                 sgsize-4-4
           504..507:
                 508..511:
                 sgsize <del></del> −1
      endcase
      1<del>←</del>011
      m-b12
      n <del><-</del>b<sub>13</sub>
      signed <del>←</del> b14
      if c_{3..0} \neq 0 then
           t -- c and (c-1)
      else
           wsize → 128
           t-c
      endif
      if sgsize < 8 then
           gsize <del>→</del>8
      elseif sgsize > wsize/2 then
           gsize ←wsize/2
      else
```

FIG. 15E-1

Apr. 20, 2004

Sheet 31 of 148

US 6,725,356 B2

1580

```
gsize ← sgsize
endif
Igsize ← log(gsize
lwsize ← log(wsize)
if the lysize -6-n-lysize -3 7 0 then
    msize \leftarrow (t and (0-t)) || 04
    VirtAddr → t and (t-1)
else
     msize \leftarrow 64*(2-n)*wsize/gsize
     VirtAddr ← t
endif
vsize ← (1+n)*msize*gsize/wsize
mm ← LoadMemory(c, VirtAddr, msize, order)
Imsize → log(msize)
if (VirtAddr<sub>Imsize-4..0</sub>≠ 0 then
     raise AccessDisallowedByVirtualAddress
endif
case op of
     W.MUL.MAT.X.B:
          order ← B
     W.MUL.MAT.X.L:
          order ← L
endcase
ms --- signed
as --- signed or m
spos \leftarrow (b<sub>8..0</sub>) and (2*gsize-1)
dpos\leftarrow(0|| b<sub>23..16</sub>) and (gsize-1)
r ← spos
sfsize \leftarrow (0|| b_{31..24}) and (gsize-1)
fsize ← (ffsize + spos > h) ? h - spos : tfsize
if (b_{10..9} = Z) \& \sim signed then
     rnd ← F
 eise
     rnd ← b<sub>10.9</sub>
 endif
```

Apr. 20, 2004

Sheet 32 of 148

```
1580
q[0] - 02*gsize+7-lgsize
     if n then
                if (~) & j & gsize = 0 then
                      k → i-(j&gsize)+wsize*j8..lgsize+1
                      q[i+gsize] 		 q[i] + mul(gsize,h,ms,mm,k,ds,d,j)
                else
                      k ← i+gsize+wsize*j8..lgsize+1
                      q[i+gsize] ← q[i] - mul(gsize,h,ms,mm,k,ds,d,j)
                endif
           eise
                q[i+gsize] - q[i] = mul(gsize,h,ms,mm,i+j*wsize/gsize,ds,d,j)
           endif
     endfor
     p \leftarrow q[128]
     case rnd of
          none, N:
                s -- 0h-r || ~p<sub>r</sub> || pr-1
          Z:
                s -- 0h-1 || pf-1
          F:
                s \leftarrow 0^h
          C:
                endcase
     v \leftarrow ((ds \& ph-1)|| p) + (0|| s)
          if (v_{h..r+fsize} = (as & v_{r+fsize-1})^{h+1-r-fsize}) or not I then
                w ← (as & v<sub>r+fsize-1</sub>)gsize-fsize-dpos|| V<sub>fsize-1+r...r</sub>|| Odpos
          else
                w \leftarrow (s?(v_h) \sim v_h^{gsize-dpos-1}):1^{gsize-dpos}) ||0^{dpos}|
          endif
           asize-1+i..i 		₩
      endfor
      RegWrite(ra, 128, a)
 enddef
```

FIG. 15E-3

Apr. 20, 2004

**Sheet 33 of 148** 

US 6,725,356 B2

1570

# **Exceptions**

Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
Local TB miss
Global TB miss

FIG. 15F

Apr. 20, 2004

Sheet 34 of 148

US 6,725,356 B2

**1610** 

#### Operation codes

W.MUL.MAT.X.I.8.B	Wide multiply matrix extract immediate signed byte big-endian
W.MUL.MAT.X.I.8.L	Wide multiply matrix extract immediate signed byte little-endlan
W.MUL.MAT.X.I.16.B	Wide multiply matrix extract immediate signed doublet big-endian
W.MUL.MAT.X.1.16.L	Wide multiply matrix extract immediate signed doublet little-endian
W.MUL.MAT.X.I.32.B	Wide multiply matrix extract immediate signed quadlet big-endian
W.MUL.MAT.X.1.32.L	Wide multiply matrix extract immediate signed quadlet little-endlan
W.MUL.MAT.X.I.64.B	Wide multiply matrix extract immediate signed octiets big-endian
W.MUL.MAT.X.I.64.L	Wide multiply matrix extract immediate signed octlets little-endian
W.MUL.MAT.X.I.C.8.B	Wide multiply matrix extract immediate complex bytes big-endlan
W.MUL.MAT.X.I.C.8.L	Wide multiply matrix extract immediate complex bytes little-endian
W.MUL.MAT.X.I.C.16.B	Wide multiply matrix extract immediate complex doublets big-endian
W.MUL.MAT.X.I.C.16.L	Wide multiply matrix extract immediate complex doublets little-endian
W.MUL.MAT.X.I.C.32.B	Wide multiply matrix extract immediate complex quadlets big-endian
W.MUL.MAT.X.I.C.32.L	Wide multiply matrix extract immediate complex quadlets little-endian

#### **Selection**

class	ор	type	size	order
wide multiply	W.MUL.MAT.X.I	NONE	8 16 32 64	LB
extract immediate		С	8 16 32	L B

### **Format**

W.op.tsize.order rd=rc,rb, i rd=woptsizeorder(rc,rb,i)


31	24 23	18	17 12	11	6 5	4	32	0
W.op.o	rder	rd	TC	ιp	t	SZ	sh	7
8		6	6	6	1	2	3	_

 $sz \leftarrow log(size) - 3$ assert size+3  $\geq i \geq size-4$ sh  $\leftarrow i - size$ 

FIG. 16A

U.S. Patent Apr. 20, 2004 Sheet 35 of 148 US 6,725,356 B2

1630



Wide multiply matrix extract immediate doublets


FIG. 16B

Apr. 20, 2004

Sheet 36 of 148

US 6,725,356 B2

1660



Wide multiply matrix extract immediate complex doublets

FIG. 16C

Apr. 20, 2004

Sheet 37 of 148

```
-1680
Definition
def mul(size,h.vs.v.i,ws.w.j) as
    enddef
def WideMultiplyMatrixExtractimmediate(op,type,gsize,rd,rc,rb,sh)
    c ← RegRead(rc. 64)
    Igsize ← log(gsize)
    case type of
        NONE:
             if c_{igsize-4...0} \neq 0 then
                  raise AccessDisallowedBy VirtualAddress
              endif
             if c_{3..lgsize-3} \neq 0 then
                  wsize \leftarrow (c and (0-c)) || 0^4
                  t \leftarrow c and (c-1)
              else
                  wsize <del>←</del> 128
                  t <del>←</del>c
              endif
              iwsize ← log(wsize)
              if tlwsize+6-lgsize..lwsize-3 ≠ 0 then
                  msize → (t and (0-t)) || 0<sup>4</sup>
                  VirtAddr ← t and (t-1)
              else
                   C:
              if c_{\text{lgsize-4...0}} \neq 0 then
                   raise AccessDisallowedByVirtualAddress
              endif
              if c3..lgsize-3 ≠ 0 then
                   t \leftarrow c and (c-1)
              else
                   wsize → 128
                   t-c
               endif
               lwsize ← log(wsize)
               if the size +5-lgsize...lwsize-3 ≠ 0 then
                   msize \leftarrow (t and (0-t))|| 0<sup>4</sup>
                       FIG. 16D-1
```

Apr. 20, 2004

Sheet 38 of 148

```
—1680
                  else
                  msize <del>← 64*wsize/gsize</del>
                  VirtAddr <del>←</del> t
             endif
             vsize ← 2*msize*gsize/wsize
   endcase
   case of of
        W.MUL.MAT.X.I.B:
             order <del>→</del> B
        W.MUL.MAT.X.I,L:
             order<del> </del> L
   endcase
   h \leftarrow (2^{\circ}gsize) + 7 - Igsize-(ms and bs)
   r \leftarrow gsize + (sh_2^5||sh)
    q[0] - 02°gsize+7-igsize
         case type of
                 NONE:
                      q[j+gsize] ←-q[i] + mul(gsize,h,ms,m,i+wsize*
                       is...gsize,bs.b.j)
                 C:
                       if (~i) & j & gsize = 0 then
                           k --i-(j&gsize)+wsize*j8..lgsize+1
                           q[j+gsize] - q[i] + mul(gsize,h,ms,m,k,bs,b,j)
                       else
                           k → i+gsize+wsize*ja..lgsize+1
                           q[j+gsize] - q[j] - mul(gsize,h,ms,m,k,bs,b,j)
                       endif
             endcase
        endfor
         p -- q[vsize]
        s - 0h-r | -p, | pr-1
        v \leftarrow ((as \& p_{h-1})||p) + (0||s)
        if (vh..r+gsize = (as & v<sub>r+gsize-1</sub>)h+1-r-gsize then
             else
             agsize-1+i..i ← as ? (v<sub>h</sub>||~v<sub>h</sub>gsize-1): 1gsize
        endif
    endfor
    RegWrite(rd, 128, a)
                                FIG. 16D-2
enddef
```

Apr. 20, 2004

Sheet 39 of 148

US 6,725,356 B2

1690

## **Exceptions**

Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
Local TB miss
Global TB miss

FIG. 16E

Apr, 20, 2004

Sheet 40 of 148

US 6,725,356 B2

**- 1**710

### Operation codes

W.MUL.MAT.C.F.16.B	Wide multiply matrix complex floating-point half big-endian
W.MUL.MAT.C.F.16.L	Wide multiply matrix complex floating-point little-endian
W.MUL.MAT.C.F.32.B	Wide multiply matrix complex floating-point single big-endian
W.MUL.MAT.C.F.32.L	Wide multiply matrix complex floating-point single little-endian
W.MUL.MAT.F. 16.B	Wide multiply matrix floating-point half big-endian
W.MUL.MAT.F. 16.L	Wide multiply matrix floating-point half little-endian
W.MUL.MAT.F.32.B	Wide multiply matrix floating-point single big-endian
W.MUL.MAT.F.32.L	Wide multiply matrix floating-point single little-endian
W.MUL.MAT.F.64.B	Wide multiply matrix floating-point double big-endian
W.MUL.MAT.F.64.L	Wide multiply matrix floating-point double little-endian

#### Selection

class	ор	type	prec	order
wide multiply matrix	W.MUL.MAT	F	16 32 64	LB
		C.F	16 32	LB

#### **Format**

W.op.prec.order rd=rc,rb

rd=wopprecorder(rc,rb)

31	24 23	18	17	12 11	6	5 2	21	0
W.MINOR.	order	rd	rc		ιp	W.op	pr	]
8		6	6		6	4		_

Pr → log(prec) - 3

FIG. 17A

Apr. 20, 2004

Sheet 41 of 148





FIG. 17B

Apr. 20, 2004 Sheet 42 of 148



Wide multiply matrix complex floating-point half

FIG. 17C

Case 2:05-cv-00505-TJW

Apr. 20, 2004

Sheet 43 of 148

```
-1780
Definition
def mul(size,v,i,w,j) as
    mul \leftarrow fmul(F(size, v_{size-1+i...i}), F(size, w_{size-1+i...i}))
enddef
def WideMultiplyMatrixFloatingPoint(major,op,gsize,rd,rc,rb)
     c→ RegRead(rc, 64)
     b - RegRead(rb, 128)
     Igsize ← log(gsize)
     switch op of
          W.MUL.MAT.F.16, W.MUL.MAT.F.32, W.MUL.MAT.F.64:
                if c_{lgsize-4..0} \neq 0 then
                     raise AccessDisallowedByVirtualAddress
                if c_{3...lgsize-3} \neq 0 then
                     wsize \leftarrow (c and (0-c))|| 0^4
                     t -- c and (c-1)
                else
                     wsize → 128
                     t→c
                endif:
                lwsize 		─ log(wsize)
                if t<sub>lwsize+6-lgsize..lwsize-3</sub> ≠ 0 then
                      msize \leftarrow (t and (0-t)) 0^4
                      VirtAddr ← t and (t-1)
                else
                      msize ← 128*wsize/gsize
                      VirtAddr <del>→</del> t
                endif
                 vsize ← msize*gsize/wsize
           W.MUL.MAT.C.F.16, W.MUL.MAT.C.F.32, W.MUL.MAT.C.F.64:
                 if clasize-4.0 # 0 then
                       raise AccessDisallowedByVirtualAddress
                 if c<sub>3..lgsize-3</sub> ≠ 0 then
                       wsize \leftarrow (c and (0-c))|| 0^4
                       t -- c and (c-1)
                 else
                       wsize → 128
                       t-c
                  endif
                  lwsize → log(wsize)
                  if thwsize+5-lgsize..lwsize-3 ≠ 0 then
                                   FIG. 17D-1
```

Apr. 20, 2004

Sheet 44 of 148

```
1780
                 msize \leftarrow (t and (0-t))[ 0^4
                 VirtAddr ← t and (t-1)
            else
                 msize 		← 64*wsize/qsize
                 VirtAddr <del>→</del> t
            endif
            endcase
   case major of
       M.MINOR.B:
            order <del>←</del> B
        M.MINOR.L:
            order ← L
   endcase
   for i → 0 to wsize-gsize by gsize
        q[0].t 	→ NULL
        case op of
                 W.MUL.MAT.F.16, W.MUL.MAT.F.32, W.MUL.MAT.F.64:
                     q[j+gsize] - faddq[j], mul(gsize,m,i+wsize*
                      j<sub>8..lgsize+1</sub> ,b,j))
                  W.MUL.MAT.C.F.16, W.MUL.MAT.C.F.32,
                  W.MUL.MAT.C.F.64:
                      if (~i) & j & gsize = 0 then
                          k ← i-(j&gsize)+wsize*j8..lgsize+1
                          q[j+gsize] ← faqq[j], mul(gsize,m,k,b,j))
                      else
                          k -- i+gsize+wsize*j8..lgsize+1
                          q[j+gsize] - fsubq[j], mul(gsize,m,k,b,j))
                      endif
            endcase
        endfor
        agsize-1+i..i ← q[vsize]
    endfor
    RegWrite(rd, 128, a)
enddef
```

FIG. 17D-2

Document 68

U.S. Patent Apr. 20, 2004 US 6,725,356 B2 Sheet 45 of 148

## **Exceptions**

Floating-point arithmetic Access disallowed by virtual address Access disallowed by tag Access disallowed by global TB Access disallowed by local TB Access detail required by tag Access detail required by local TB Access detail required by global TB Local TB miss Global TB miss

FIG. 17E

Apr. 20, 2004

Sheet 46 of 148

US 6,725,356 B2

1810

## Operation codes

W.MUL.MAT.G.8.B	Wide multiply matrix Galois bytes big-endian
W.MUL.MAT.G.8.L	Wide multiply matrix Galois bytes little-endian

## Selection

class	ор	size	order
Multiply matrix Galois	W.MUL.MAT.G	8	B L

#### **Format**

W.op.order ra=rc,rd,rb

ra=woporder(rc,rd,rb)

31	24	23	18	17	12	11	6	5	0
	W.op.order		rd		rc		<i>r</i> b	Γ	а
-	8	,	6	-	6		6		6

FIG. 18A

U.S. Patent Apr. 20, 2004 Sheet 47 of 148






FIG. 18B

Apr. 20, 2004

Sheet 48 of 148

```
1860
Definition
 def c → PolyMultiply(size,a,b) as
      p[0] -02*size
      p(k+1) - p(k) ^a_k ? (0^{size-k} || b || 0^k) : 0^{2^*size}
      endfor
      c→p[size]
 enddef
 def c ← PolyResidue(size,a,b) as
      p[0] <del>→</del> a
      p[k-1] - p[k] ^ p[0]_{size+k} ?(0^{size-k}|| 1^1|| b|| 0^k) : 0^{2^*size}
      endfor
      c ←p[size]<sub>size-1..0</sub>
  enddef
  def WideMultiplyMatrixGalois(op,gsize,rd,rc,rb,ra)
      d → RegRead(rd, 128)
      c <del>←</del>RegRead(rc, 64)
       b <del>→ RegRead(rb, 128)</del>
      Igsize ← log(gsize)
       if Clasize-4..0 ≠ 0 then
            raise AccessDisallowedByVirtualAddress
       endif
       if c<sub>3..lgslze-3</sub> ≠ 0 then
            wsize ← (c and (0-c)) || 0<sup>4</sup>
            t \rightarrow c and (c-1)
       else
            wsize <del>→</del> 128
            t <del>→</del>-c
       endif
       lwsize ← log(wsize)
       if tiwsize+6-igsize..iwsize-3 ≠ 0 then
            msize \leftarrow (t and (0-t)) \parallel 0^4
            VirtAddr ← t and (1-1)
       else
            endif
       case op of
            W.MUL.MAT.G.8.B:
                  order <del>←</del> B
            W.MUL.MAT.G.8.L:
                  order -L
       endcase
                                   FIG. 18C-1
```

Apr. 20, 2004

Sheet 49 of 148

US 6,725,356 B2

1860

```
for i ← 0 wsize-gsize by gsize
       q[0] - 02°gsize
       k - i+wsize*ja..lgsize
q[j+gsize] - q[j] ^ PolyMultiply(gsize,mk+gsize-1..k ,dj+gsize-1..j )
       endfor
        agsize-1+i..i ← PolyResidue(gsize,q[vsize],bgsize-1..0)
   endfor
   RegWrite(ra, 128, a)
enddef
```

FIG. 18C-2

Apr. 20, 2004

Sheet 50 of 148

US 6,725,356 B2

1890

# **Exceptions**

Access disallowed by virtual address
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
Local TB miss
Global TB miss

FIG. 18D

Apr. 20, 2004

Sheet 51 of 148

US 6,725,356 B2

1910

### Operation codes

E.MUL.ADD.X	Ensemble multiply add extract
E.CON.X	Ensemble convolve extract

## Format:

E.op rd@rc,rb,ra

rd=gop(rd,rc,rb,ra)

31	24	23	18	17	12	11	6	5	0
E.op		rd			rc	rb		ra	
8		6			6	6		6	_

FIG. 19A

U.S. Patent

Apr. 20, 2004

Sheet 52 of 148

US 6,725,356 B2

1910

Figures 19B and 20B has blank fields: should be.

l fsize l	doos	y e	o m I end	0000
13120	upus	14[9]	n  m  I   rnd	I GSSD I

FIG. 19B

**U.S. Patent** Apr. 20, 2004

Sheet 53 of 148





FIG. 19C

Apr. 20, 2004

Sheet 54 of 148

US 6,725,356 B2

1945




Ensemble complex multiply add extract doublets

This ensemble-multiply-add-extract instructions (E.MUL.ADD.X), when the x bit is set, multiply the low-order 64 bits of each of the rc and rb registers and produce extended (double-size) results.

**U.S. Patent** Apr. 20, 2004

Sheet 55 of 148




Ensemble convolve extract doublets

FIG. 19E

Apr. 20, 2004

Sheet 56 of 148



Ensemble convolve extract complex doublets

FIG. 19F

Apr. 20, 2004

Sheet 57 of 148

```
Definition
def mul(size,h,vs,v,i,ws,w,j) as
     mul ((vs&vsize-1+i)h-size||vsize-1+i,.i) * ((ws&wsize-1+j)h-size||wsize-1+j..i)
enddef
def EnsembleExtractInplace(op,ra,rb,rc,rd) as
     d-RegRead(rd, 128)
      b ← RegRead(rb, 128)
      case ballo of
           0..255:
                 sgsize <del></del>

−128
           256..383:
                 sgsize <del>← 64</del>
           384..447:
                 sgsize <del>→ 32</del>
           448..479:
                 sgsize <del>→</del>16
           480..495:
                 sgsize <del></del> ←8
           496..503:
                 sgsize <del>			</del>4
           504..507:
                 sgsize <del>→ 2</del>
           508..511:
                 sgsize <del></del> →1
      endcase
      |<del>--</del>a11
      m-4-a12
      n--a13
      signed <del>←</del> a14
      case op of
              E.CON.X:
                  if (sgsize < 8) then
                        gsize <del>→</del> 8
                  elseif (sgsize*(n-1)*(x+1) > 128 then
                        gsize -128/(n-1)/(x+1)
                  else
                        endif
                  Igsize ← log(gsize)
                  wsize \rightarrow 128/(x+1)
```

FIG. 19G-1

Apr. 20, 2004

**Sheet 58 of 148** 

```
1990
      vsize ←128
      ds ← cs ← signed
      zs - signed or m or n
      zsize \leftarrow gsize*(x+1)
       spos\leftarrow (a<sub>8..0</sub>) and (2*gsize-1)
E.MUL.ADD.X:
   if(sgsize < 9) then
        gsize<del></del> <del>✓</del> 8
    elseif (sgsize*(n+1)*(x+1) > 128) then
        gsize -128/(n+1)/(x+1)
    eise
        gsize ← sgsize
    endif
    ds ← signed
    zs - signed or m or n
    zsize \leftarrow gsize^*(x+1)
    spos \leftarrow (a<sub>8..0</sub>) and (2*gssize-1)
endcase
dpos \leftarrow (0|| a_{23..16}) and (zsize-1)
r <del>→</del> spos
sfsize \leftarrow (0) a_{31,.24}) and (zsize-1)
if (b_{10..9} = Z) and not as then
    rnd <del>←</del> F
else
    rnd → b<sub>10..9</sub>
endif
```

FIG. 19G-2

Apr. 20, 2004

Sheet 59 of 148

```
1990
   i ← k*gsize/zsize
          case op of
              E.CON.X:
                   q[0] <del>→</del> 0
                   for j - 0 to vsize-gsize by gsize
                        if n then
                             if(~) & j & gsize = 0 then
                                  q[j+gsize] - q[j] + mul(gsize,h,ms,m,i+
                                  128-j,bs,b,j)
                              else
                                  q[j+gsize] - q[j] - mul(gsize,h,ms,i+
                                  128-j+2*gsize,bs,b,j)
                              endif
                        else
                              q[j+gsize] - q[j] + mul(gsize,h,ms,m,i+
                              128-j,bs,b,j)
                         endif
                    endfor
                    p - q[vsize]
               E.MUL.ADD.X:
                    di \leftarrow ((ds \text{ and } dk+zize-1)h-zsize-r||(dk+zsize-1,k)||0^r)
                    if n then
                          if ( i and gsize) = 0 then.
                                p - mul(gsize,h,ds,d,i,cs,c,i)-
mul(gsize,h,ds,d,i+gsize,cs,c,i+gsize)+di
                          else
    p — mul(gsize,h,ds,d,i,cs,c,i+gsize)+mul(gsize,h,ds,d,i,cs,c,i+gsize)+di
                           endif
                    eise
                           p - mul(gsize,h,ds,d,i,cs,c,i) + di
                    endif
          endcase
```

FIG. 19G-3

Apr. 20, 2004

Sheet 60 of 148

Filed 02/25/2006

US 6,725,356 B2

1990

```
case rnd of
                 N:
                 Z:
                 F:
                 C:
            endcase
           v \leftarrow ((zs \& p_{h-1})|| p) + (0|| s)
           if (v_{h...r+fsize} = (zs \& v_{r+fsize-1})^{h+1-r-fsize}) or not (I and (op = EXTRACT)) then
                 w - (zs & vr+fsize-1)zsize-fsize-dpos || vfsize-1+r..r || Odpos
            else
                 W 	← (zs ? (vh)) ~vZsize-dpos-1) : 1zsize-dpos || Odpos
           endif
           endfor
     RegWrite(rd, 128, z)
enddef
```

FIG. 19G-4

Apr. 20, 2004

Sheet 61 of 148

US 6,725,356 B2

2010

## Operation codes

E.MUL.X	Ensemble multiply extract
E.EXTRACT	Ensemble extract
E.SCAL.ADD.X	Ensemble scale and extract

#### **Format**

E.op ra=rd,rc,rb

ra=eop(rd,rc,rb)

31	24	23	18	17	12	11	6	5	0
E.op		rd		rc		rb		ra	
8		6	_	6		6		6	

FIG. 20A

Apr. 20, 2004

Sheet 62 of 148

US 6,725,356 B2

2015

Figures 19B and 20B has blank fields: should be.

1 1-1	4000			
I ISIZE I	opos	l x i s i n i mi i	I rna	l goon i
1 .0.20	- Opoo	[ ^ ] ~ [ 11 ]111] [	11110	1 4330 1

FIG. 20B

U.S. Patent Apr. 20, 2004

Sheet 63 of 148







FIG. 20C

Apr. 20, 2004

Sheet 64 of 148

US 6,725,356 B2

2030 سر




Ensemble complex multiply extract doublets

This ensemble-multiply-extract instructions (E.MUL.X), when the x bit is set, multiply the low-order 64 bits of each of the rc and rb registers and produce extended (double-size) results.

FIG. 20D

Apr. 20, 2004

Sheet 65 of 148



Ensemble scale add extract doublets


FIG. 20E

Apr. 20, 2004

Sheet 66 of 148

US 6,725,356 B2





Ensemble complex scale add extract doublets


The ensemble-scale-add-extract instructions (E.SCLADD.X), when the x bit is set, multiply the low-order 64 bits of each of the rd and re registers by the rb register fields and produce extended (double-size) results.

FIG. 20F

Apr. 20, 2004

Sheet 67 of 148





Ensemble extract


FIG. 20G

Apr. 20, 2004

**Sheet 68 of 148** 

US 6,725,356 B2

2070





Ensemble merge extract

FIG. 20H

Apr. 20, 2004

Sheet 69 of 148





Ensemble expand extract

FIG. 20I

Apr. 20, 2004

Sheet 70 of 148

```
Definition
                                                                                   2090
def mul(size,h,vs,v,i,ws,w,j) as
     mul ((vs&vsize-1+i)h-size|| vsize-1+i..i) * ((ws&wsize-1+j)h-size|| wsize-1+j..j)
enddef
def EnsembleExtract(op,ra,rb,rc,rd) as
     d → RegRead(rd, 128)
     c→RegRead(rc, 128)
     b→RegRead(rb, 128)
     case ballo of
           0..255:
                 sgsize <del>→ 128</del>
           256..383:
                 sgsize <del>← 64</del>
           384..447:
                 sgsize <del>→</del> 32
           448..479:
                 sgsize <del></del> →16
           480..495:
                 sqsize <del>←</del>8
           496..503:
                 sgsize - 4
           504..507:
                 sgsize <del>→</del>2
           508..511:
                 sgsize <del>→-</del>1
      endcase
      |→b11
      m-- b12
      n<del>→</del>b13
      signed → b14
      x → b15
      case op of
           E.EXTRACT:
                 gsize \leftarrow sgsize*2(2-(m or x))
                 h → gsize
                 as --- signed
                 spos - (bg..o) and (gsize-1)
```

Apr. 20, 2004

Document 68

Sheet 71 of 148

```
2090
   E.SCAL.ADD.X:
         if (sgsize < 8) then
              gsize <del>←</del> 8
         elseif (sgsize*(n+1) > 32) then
              gsize <del>←</del> 32/(n+1)
         else
              gsize - sgsize
         endif
         ds	← cs ← signed
         bs - signed ^ m
         as - signed or m or n
         zsize \leftarrow gsize*(x+1)
         h \leftarrow (2^*gsize) + 1 + n
         spos \leftarrow (b<sub>8..0</sub>) and (2*gsize-1)
    E.MUL.X:
         if (sgsize < 8) then
                gsize <del>←</del> 8
          elseif (sgsize*(n+1)*(x+1) > 128) then
                gsize -128/(n+1)/(x+1)
          else
                gsize ← sgsize
          endif
          ds <del>←</del> signed
          as - signed or m or n
          zsize \leftarrow gsize*(x+1)
          spos \leftarrow (b8..0) and (2*gsize-1)
endcase
dpos \leftarrow (0|| b<sub>23..16</sub>) and (zsize-1)
r → spos
sfsize \leftarrow (0) b<sub>31..24</sub>) and (zsize-1)
tfsize - (sfsize =0) or ((sfsize+dpos) > zsize) ? zsize-dpos : sfsize
fsize - (tfsize + spos > h) ? h - spos : tfsize
if (b_{10..9}=Z) and not as then
     rnd <del>←</del> F
else
     rnd→ b
endif
```

Apr. 20, 2004

Sheet 72 of 148

```
for j \leftarrow 0 to 128-zsize by zsize
                                                                2090
       i ← j*gsize/zsize
        case op of
             E.EXTRACT:
                  if m or x then
                       p - dgsize+i-1..i
                  else
                       endif
             E.MUL.X:
                  if n then
                       if (i and gsize) = 0 then
                            p - mul(gsize,h,ds,d,i,cs,c,i)-
mul(gsize,h,ds,d,i+gsize,cs,c,i+gsize)
mul(gsize,h,ds,d,i,cs,c,i+gsize)+mul(gsize,h,ds,d,i,cs,c,i+gsize)
                        endif
                   else
                        p -mul(gsize,h,ds,d,i,cs,c,i)
                   endif
               E.SCAL.ADD.X:
                   if n then
                        if (i and gsize) = 0 then
                             p -- mul(gsize,h,ds,d,i,bs,b,64+2*gsize)
                                   + mul(gsize,h,cs,c,i,bs,b,64)
                                   - mul(gsize,h,ds,d,i+gsize,bs,b,64+3*gsize)
                                   - mul(gsize,h,cs,c,i+gsize,bs,b,64+gsize)
                        eise
                              p - mul(gsize,h,ds,d,i,bs,b,64+3*gsize)
                                   + mul(gsize,h,cs,c,i,bs,b,64+gsize)
                                   + mul(gsize,h,ds,d,i+gsize,bs,b,64+2°gsize)
                                   + mul(gsize,h,cs,c,i+gsize,bs,b,64)
                        endif
                    else
                         p - mul(gsize,h,ds,d,i,bs,b,64+gsize) + mul(gsize
                              ,h,cs,c,i,bs,b,64)
                     endif
          endcase
```

Apr. 20, 2004

**Sheet 73 of 148** 

```
case rnd of
                                                              2090
            N:
                 s -0h-r || -pr || pr-1
             Z:
             F:
             C:
        endcase
        v \leftarrow ((as \& p_{h-1})||p) + (0||s)
        if (Vh.,r+fsize = (as & vr+fsize-1)h+1-r-fsize) or not (I and (op =
                      E.EXTRACT)) then
             else
             w - (s ? (vhl) -vzsize-dpos-1) : 1zsize-dpos) || Odpos
         endif
         if m and (op = E.EXTRACT) then
             Zzsize-1+j..j - Casize-1+j..dpos+fsize+j | Wdpos+fsize-1..dpos|
                            Cdpos-1+|...|
         else
             Zzsize-1+j...j 		₩
         endif
    endfor
    RegWrite(ra, 128, z)
enddef
```

FIG. 20J-4

Apr. 20, 2004

Sheet 74 of 148




FIG. 21A

Apr. 20, 2004

**Sheet 75 of 148** 

US 6,725,356 B2

2130

Typical dynamic-linked, inter-gateway calling sequence: caller:

caller	AA.DDI	sp@-size	// allocate caller stack frame
	S.I.64.A	lp,sp,off	
	S.I.64.A	dp,sp,off	
	 L.I.64.A	landa eff	Uland In
		lp=dp,off	// load lp
	L.I.64.A	dp=dp,off	// load dp
	B.GATE		
	L.I.64.A	dp,sp,off	
	(code using dp)		
	L.I.64.A	lp=sp,off	// restore original lp register
	A.ADDI	sp=size	// deallocate caller stack frame
	В	ip	// return
callee	(non-leaf):		
calee:	L.I.64.A	dp=dp,off	// load dp with data pointer
	S.1.64.A	sp,dp,off	•
	L.1.64.A	sp=dp.off	// new stack pointer
	S.I.64.A	lp,sp,off	•
	S.I.64.A	dp,sp,off	
	(using dp) .	opjopjo	
	L.1.64.A	dp,sp,off	
	(code using dp)	• • •	
	L.I.64.A	lp=sp,off	// restore original lp register
	L.1,64.A	sp=sp,off	// restore original sp register
	B.DOWN	lp	
callee	(leak, no stack):		
callee	:(using dp)		
	B.DOWN	al	

FIG. 21B

Apr. 20, 2004

Sheet 76 of 148

US 6,725,356 B2

2160

# B.GATE Branch gateway Equivalencies B.GATE ← B.GATE 0 Format B.GATE rb bgate(rb) 31 24 23 18 17 12 11 6 5 0 B.MINOR 0 1 rb B.GATE

FIG. 21C

Apr. 20, 2004

**Sheet 77 of 148** 

US 6,725,356 B2

2170




FIG. 21D

Apr. 20, 2004

**Sheet 78 of 148** 

US 6,725,356 B2

2190

# **Definition**

```
def BranchGateway(rd,rc,rb) as
      c ← RegRead(rc, 64)
      b ← RegRead(rb, 64)
      if (rd \neq 0) or (rc \neq 1) then
            raise ReservedInstruction
      endif
      if c_{2,0} \neq 0 then
            raise AccessDisallowedByVirtualAddress
      endif
      d ← ProgramCounter63..2+1 || PrivilegeLevel
      if PrivilegeLevel < b1..0 then
            m ← LoadMemoryG(c,c,64,L)
            if b ≠ m then
                  raise GatewayDisallowed
            endif
           PrivilegeLevel ← b<sub>1..0</sub>
      endif
      ProgramCounter ← b<sub>63..2</sub> || 0<sup>2</sup>
      RegWrite(rd, 64, d)
      raise TakenBranch
enddef
```

Apr. 20, 2004

Sheet 79 of 148

US 6,725,356 B2

2199

# **Exceptions**

Reserved Instruction
Gateway disallowed
Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
Local TB miss
Global TB miss

FIG. 21F

Case 2:05-cv-00505-TJW Document 68 Filed 02/25/2006 Page 82 of 87

U.S. Patent

Apr. 20, 2004

**Sheet 80 of 148** 

US 6,725,356 B2

2210

#### Operation codes

E.SCALADD.F.16	Ensemble scale add floating-point half
E.SCAL.ADD.F.32	Ensemble scale add floating-point single
E.SCAL.ADD.F.64	Ensemble scale add floating-point double

#### Selection

class	ор	prec		
scale add	E.SCAL.ADD.F	16	32	64

#### **Format**

E.op.prec ra=rd,rc,rb

ra=eopprec(rd,rc,rb)

31	24	23	18	17	12	11	6 5	0
E.op.pred	;	rd		rc		rb		ra
- 8		6		6		6		6

FIG. 22A

Apr. 20, 2004

Sheet 81 of 148

US 6,725,356 B2

\_\_\_ 2230

#### **Definition**

```
def EnsembleFloatingPointTernary(op,prec,rd,rc,rb,ra) as

d ← RegRead(rd, 128)

c ← RegRead(rc, 128)

b ← RegRead(rb, 128)

for i ← 0 to 128-prec by prec

di ← F(prec,dj+prec-1..i)

ci ← F(prec,cj+prec-1..i)

ai ← fadd(fmut(di, F(prec,bprec-1..0)), fmut(ci, F(prec,b2*prec-1..prec)))

aj+prec-1..i ← PackF(prec, ai, none)

endfor

RegWrite(ra, 128, a)

enddef
```

FIG. 22B

Apr. 20, 2004

Sheet 82 of 148

US 6,725,356 B2

2310

#### Operation codes

G.BOOLEAN	Group boolean
G.OCCEAN	Cioup boolean

#### Selection

operation	function (binary)	function (decimal)
ď	11110000	240
C	11001100	204
b	10101010	176
d&c&b	10000000	128
(d&c) b	11101010	234
dicib	11111110	254
d?c:b	11001010	202
d^c^b	10010110	150
~d^c^b	01101001	105
0	00000000	0

# **Format**

# G.BOOLEAN rd@trc,trb,f

### rd=gbooleani(rd,rc,rb,f)

31	25 2423	18	17 12	11 6	5 0
G.BOOLEA	N ih	rd	rc	rb	ii
7	1	6	6	6	6

FIG. 23A

Apr. 20, 2004

**Sheet 83 of 148** 

US 6,725,356 B2

2320

```
if f6=f5 then
        if f2=f1 then
                if f2 then
                         rc ← max(trc,trb)
                         rb ← min(trc,trb)
                 else
                         rc \leftarrow min(trc, trb)
                         rb ← max(trc,trb)
                 endif
                 ih \leftarrow 0
                 il ← 0 || f6 || f7 || f4 || f3 || f0
        else
                 if f2 then
                         rc ← trb
                         rb ← trc
                 else
                         rc ← trc
                         rb ← trb
                 endif
                 ih \leftarrow 0
                 il ← 1 || f6 || f7 || f4 || f3 || f0
        endif
else
        ih ← 1
        if fo then
                 rc ← trb
                 rb ← trc
                 il - f1 || f2 || f7 || f4 || f3 || f0
        else
                 rc ← trc
                 rb ← trb
                 || \leftarrow f_2 || f_1 || f_7 || f_4 || f_3 || f_0
         endif
endif
```

FIG. 23B

Apr. 20, 2004

Sheet 84 of 148

US 6,725,356 B2

2330

# Definition

```
def GroupBoolean (ih,rd,rc,rb,il)
       d ← RegRead(rd, 128)
       c ← RegRead(rc, 128)
       b ← RegRead(rb. 128)
       if th=0 then
              if ils=0 then
                     f \leftarrow ii_3 || ii_4 || ii_4 || ii_2 || ii_4 || (re>rb)^2 || ii_0
              else
                  ' f ← il3 || il4 || il4 || il2 || il1 || 0 || 1 || il0
              endif
       else
              f ← il3 || 0 || 1 || il2 || il1 || il5 || il4 || il0
       endif
       for i \leftarrow 0 to 127 by size
              a_i \leftarrow f(d_i||G_i||b_i)
        endfor
        RegWrite(rd, 128, a)
 enddef
```

Apr. 20, 2004

**Sheet 85 of 148** 

US 6,725,356 B2

2410

peration	COGES				
B.HINT		Branch H	lint		
ormat	•	•			
B.HINT	badd,cour	nt,rd			
bhint(bac	dd,count,rd)				
31	24	23	18 17 12	11 6	
	B.MINOR	rd	count	simm	B.HINT
				6	

simm ← badd-pc-4

FIG. 24A